

PRACTICAL ANALYSIS OF EMBEDDED MICROCONTROLLERS AGAINST CLOCK GLITCHING ATTACKS

Ricardo Gomes da Silva

me [at] rgsilva [dot] com
@debugweshell

H2HC, Hackers to Hackers Conference, 11ª edição, 2014

MHO WW IS

Agenda

- Introduction
- Glitcher design
- The setup
- Attacking the target
- Conclusion

INTRODUCTION

Introduction

- Microcontrollers
 - Extremely popular, present nearly everywhere
 - Embedded devices
 - Driven by a clock signal
- Clock signals
 - Digital circuits
 - Synchronization

Clock glitching

- Non-invasive attack
 - No need for big tools
 - No need for opening the chip
 - It usually does not destroy the chip
- Unexpected behavior in the clock signal
 - Changes in the frequency
 - Goal exceed maximum frequency of the chip (by far)

Clock glitching

- Clock is faster than data propagation
 - Instruction or data is corrupted
 - New data does not arrive in time
- Security
 - Target one or multiple instructions timing-critical attack!
 - Corrupted instructions (unknown/different opcodes)
 - CPU halts or instruction is skipped
 - AVR microcontrollers unknown opcode is replaced by NOP
 - Control-flow can be altered
 - Bypass security measures
 - Exit or repeat loops

Clock glitching



GLITCHER DESIGN

- Modular design
- Fully configurable glitches
 - Delay: when should we glitch?
 - Width: for how long?
 - Mode: how exactly is the output signal?
- Support to multiple glitches within one execution
 - FIFO to hold glitches in sequence
- Solution for synchronization issue
 - External reset and boot trigger

- Development platform: Die Datenkrake
 - Open-source hardware and software toolchain
 - Focus in reverse-engineering and security analysis



- Development platform: Die Datenkrake
 - Open-source hardware and software toolchain
 - Focus in reverse-engineering and security analysis
- Timing-critical stuff
- PLL is available
- FIFO generation tools
- Wishbone bus



- Development platform: Die Datenkrake
 - Open-source hardware and software toolchain
 - Focus in reverse-engineering and security analysis



- PLL is available
- FIFO generation tools
- Wishbone bus



- Real-time OS
- UART for CLI
- Control and monitor

- Core module
 - Generates the clock signal and the glitches
 - Multiplexer to switch through sources
 - Hard to interface and/or configure



Main module

- Concept of delay, width and mode as glitch configuration
- FIFO for multiple glitches
- External target reset and trigger signals



- Wishbone Wrapper
 - Interface for the DDK



THE SETUP

The setup - target

- Atmel XMEGA-A1 Xplained
 - ATxmega128A1 microcontroller evaluation kit
- Runs the code to be attacked
 - Previously known (although not really necessary)
 - No protections (real-time platform)
- Uses the glitcher as clock source
 - 33 MHz for normal execution, 99 MHz for glitching
- Can be externally reset
- Can be externally monitored
 - Boot trigger
 - GPIO or UART for glitch detection

The setup – host

- Exact glitch position is unknown
 - Multiple scenarios are valid
 - Pipeline fetch, decode, execute
 - Thousands of combinations must be tested
 - Brute-force attacks within a range
- A script is necessary
 - Generate all the combinations within a range
 - Try each one of them with N repetitions
 - Log the result from the target (GPIO or Serial)
 - Periodically executes a self-test
 - Protection against instabilities



The setup



ATTACKING THE TARGET

20 of 35

Attacking the target

- I Baby steps (handmade AVR assembly)
- II Proof of concept (handmade C code)
- III Real world (3rd-party C code)

```
Baby steps – JMP (1)
```





- Multiple combinations are possible
- A pattern is visible
 - Infinite loop makes it easy to hit the instruction

Baby steps – JMP (2)



Baby steps – JMP (2)



- Two patterns visible
 - Gaps represent the current iteration

```
1
    char secret0[] = "000000";
\mathbf{2}
    char secret1[] = "1111111";
 3
    char secret2[] = "2222222";
4
    char foobar[] = "foobar";
5
    char secret3[] = "3333333";
6
    char secret4[] = "444444";
7
    char secret5[] = "555555";
9
    int main()
    ſ
10
11
        const char buffer [256] = \{0\}:
13
        strcpy(buffer, foobar);
14
        fputs(buffer, stdout);
16
        while (1) { asm volatile("nop\n"); }
17
    }
```



- 1. Load the next byte and increase the source pointer
- 2. Store the byte and increase the destination pointer
- 3. Check if it's zero if not, continue the loop
- What happens if we glitch the LD or the AND instructions?
- Pipeline vs. NOP padding



- Not so many combinations to glitch it
 - One specific instruction is being glitched
 - Either LD or AND
 - We must wait until he hit the null-byte
 - The bigger the string, the more time we need to wait

```
1 + Running test 189 of 1502
2 ? Got something from target, len = 13 [66 6F 6F 62 61 72
3 10 32 32 32 32 32 32] [foobar 222222]
4 + Accuracy: 100.0%
6 + Running test 190 of 1502
7 ? Got something from target, len = 13 [66 6F 6F 62 61 72
8 10 32 32 32 32 32 32] [foobar 222222]
9 + Accuracy: 100.0%
```

- Success on extracting a "secret" string: 222222
- The null-byte is now 0x10
 - Strong indicator for a LD glitch and not an AND instruction
- Can we repeat it? If yes, how far can we go?

```
char secret0[] = "000000";
char secret1[] = "111111";
char secret2[] = "222222";
char foobar[] = "foobar";
char secret3[] = "333333";
char secret4[] = "444444";
char secret5[] = "5555555";
```











 Practical Second-Order Fault Attack against a Real-World Pairing Implementation (FDTC 2014)

Johannes Blömer, Ricardo Gomes da Silva, Peter Günther, Juliane Krämer, Jean-Pierre Seifert

- "First practical fault attack against a complete pairing computation"
- Pairing-based crypto attacked through hardware
- Same setup
 - Extra features on the DDK for profiling
 - Extra size for delay: 32 instead of 8 bits

```
/* ... */
call fb4 mul dxs
.LVL43:
/* decrement loop counter LSB, MSB */
subi r16,1
sbc r17, zero reg_
.loc 1 247 0 discriminator 2
/* jump out of the loop */
breq .+2
/* jump loop begin */
rjmp .L2
.LEB2:
.loc 1 486 0
/* clean stack */
subi r28,36
sbci r29,-2
out SP L ,r28
out SP H ,r29
pop r29
/* ... */
/* exponentiation call */
call etat exp
```

```
/* ... */
/* decrement loop counter LSB, MSB */
subi r16,1
sbc r17, zero reg
/* jump out of the loop */
breq .+2
/* jump loop begin */
rjmp .L2
/* clean stack */
subi r28,36
sbci r29,-2
out SP L ,r28
out SP H ,r29
pop r29
/* ... */
/* exponentiation call */
call etat exp
```

```
/* ... */
/* decrement loop counter LSB, MSB */
subi r16,1
sbc r17, zero reg
/* jump out of the loop */
breg .+2 -
/* jump loop begin */
rjmp .L2
/* clean stack */
subi r28,36 ←
sbci r29,-2
out SP L ,r28
out SP H ,r29
pop r29
/* ... */
/* exponentiation call */
call etat exp
```

```
/* ... */
/* decrement loop counter LSB, MSB */
subi r16,1
sbc r17, zero reg
/* jump out of the loop */
breq .+2 -
/* jump loop begin */
rjmp .L2
/* clean stack */
subi r28,36 ←
sbci r29,-2
out SP L ,r28
out SP H ,r29
pop r29
/* ... */
/* exponentiation call */
call etat exp
```

```
/* ... */
/* decrement loop counter LSB, MSB */
subi r16,1
sbc r17, zero reg
/* jump out of the loop */
breq .+2 -
/* jump loop begin */
rjmp .L2
/* clean stack */
subi r28,36 ←
sbci r29,-2
out SP L ,r28
out SP H ,r29
pop r29
/* ... */
/* exponentiation call */
call etat exp
```

```
/* ... */
/* decrement loop counter LSB, MSB */
subi r16,1
sbc r17, zero reg
/* jump out of the loop */
breq .+2 -
/* jump loop begin */
rjmp .L2
/* clean stack */
subi r28,36 ←
sbci r29,-2
out SP L ,r28
out SP H ,r29
pop r29
/* ... */
/* exponentiation call */
call etat exp
```

CONCLUSION

Conclusion

- A clock glitching platform was fully developed
 - Both hardware and software are open-source
 - Support to multiple glitches within the same execution
 - Automatic attacking and monitoring
 - Log of attacks and basic analysis of success/failure
 - Automatic self-testing
- We successfully attacked an AVR microcontroller
 - Attacks are repeatable and stable
 - Real world targets can also be attacked in this setup
 - Exiting loops and dumping memory are just examples

Conclusion

- Why is this a good solution?
 - Cheap solution
 - No need for big tools
 - Non-destructive attack
 - No need to open or probe inside the chip
 - Did I say it's open-source? :-)

Glitcher ARM:https://github.com/rgsilva/ddk-arm/Glitcher FPGA:https://github.com/rgsilva/ddk-fpga/DDK source:http://datenkrake.org/



PRACTICAL ANALYSIS OF EMBEDDED MICROCONTROLLERS AGAINST CLOCK GLITCHING ATTACKS

Ricardo Gomes da Silva

me [at] rgsilva [dot] com
@debugweshell

H2HC, Hackers to Hackers Conference, 11ª edição, 2014

Extra – state machine



Extra – BRNE

 $5 | \}$

1 breakme: 2 cpi r24, 0xFF 3 breq breakme 1 volatile unsigned int i = 255; 3 while (i == 255) { 4 // Do something.

D = 6, W = 1D = 4, W = 2D = 4, W = 1D = 3, W = 2D = 3, W = 1D = 2, W = 2D = 2, W = 1D = 1, W = 2D = 1, W = 1D = 0, W = 21 $\mathbf{2}$ 0 3 4 $\mathbf{5}$ 6 7 8 9 10

Extra – padded strcpy

```
1
    char* strcpy(char *dest, const char *source)
\mathbf{2}
    ſ
3
        asm("nop\n"); asm("nop\n");
4
        asm("movw r30, r22\n");
\mathbf{5}
        asm("nop\n"); asm("nop\n");
6
        asm("movw r26, r24\n");
\overline{7}
        asm("nop\n"); asm("nop\n");
9
        asm("strcpy_loop:\n");
10
        asm("ld r0, Z+\n");
11
        asm("nop\n"); asm("nop\n");
12
        asm("st X+, r0\n");
13
        asm("nop\n"); asm("nop\n");
14
        asm("and r0, r0\n");
15
        asm("nop\n"); asm("nop\n");
16
        asm("brne strcpy_loop\n");
17
        asm("nop\n"); asm("nop\n");
18
    }
```

Extra – New modes

